


# IPM61-BE

Revision: 1.00

PAGE	TITLE
01	BLOCK DIAGRAM
02	CHANGE HISTORY - 1
03	CHANGE HISTORY - 2
04	CLOCKS DISTRIBUTION
05	SIGNAL & RESET MAP
06	POWER FLOW
07	POWER DISTRIBUTION
08	POWER SEQUENCE
09~14	INTEL CPU_SOCKET1155(1~6)
15	PLTRST_CPU# & RSMRST#
16~18	DDR3 & TERMINATION
19~27	INTEL_PCH(1~9)
28	PCH_DPWROK & SUS_ACK#
29	*****
30	VGA CONNECTOR
31	DVI-D CONNECTOR
32	PCI EXPRESS X16 SLOT
33	PCI SLOT
34	PCI EXPRESS X1 SLOT x2
35	INTEL 82579 LAN CONTROLLER
36	RJ45+USB2.0 CONNECTOR
37	PRINT PORT
38	SERIAL PORT
39	USB 3.0 CONTROLLER
40	USB 3.0 POWER
41~42	RJ45+USB 3.0 CONTROLLER
43~46	REALTEK ALC892 AUDIO CIRCUIT
47	PCI-E to PCI Bridge
48~49	USB HEADER
50	SATA CONN
51	SATA 3.0 CONTROLLER
52~53	SUPER I/O -WINBOND W83677
54	SMBUS CONTROL
55	TPM
56~57	FAN circuit
58	FRONT PANEL CIRCUIT
59	SPI ROM
60	ATX POWER_24P CONNECTOR
61	+3VA & +3VSB & +5VSB
62	+1P5V_DUAL
63	+VTT_DDR & +1P5V_DUAL_EN
64	+1P8V FOR SATA3.0 CONTROLLER
65	VSA_OV Function
66	+0P925V_SA & +1P05V_PCH
67	5V DUAL POWER
68	+1P8V_SFR
69	+1V_USB3 & VRM_EN
70	+3P3V_LAN & +3P3V_ME
71~72	+1P05V_CPUIO
73~75	VCORE CONTROLLER + DRIVER
76	+V_AXG DRIVER
77	PS2 + USB CONN

78	EMI CAP
79	RTC/LED/SPKR/SCREW
80	BIOS and LPC header
81	Heceta Fan Control
82	CPU XDP DEBUG CONNECTOR
83	PCH XDP DEBUG CONNECTOR



<http://vinafix.vn>

**winatix**  
**Scho**

D

Default component footprint is SMD 0402, Y5V, 5% type. Difference footprint show on schematics.

I = Installed Part.

PROTO = PROTO Phase Only.

<http://vinafix.vn>

**Szene**

D

A

<Variant Name>  
**PEGATRON DT-MB RESTRICTED SECRET**

**PEGATRON** Title : **CHANGE HISTORY-**


Pegatron Corp. Engineer: *Livy\_Zhu*

Size	Project Name	Rev
A3	IPMSB-BE/CP	1.00

Part. **<http://vinafix.vn>**

vinafix


# PCH Buffer Through Mode for Pre-Silicon




<http://vinafix.vn>

vinafix

Intel AMT 7.0 and non-DSW supported




<http://vinafix.vn>



	<b>CPU Sandy Bridge</b>
+VCORE	-> 95A(TDC) - 95W
+1P05V_CPUIO	-> 17A(lmax) - W
+0P925V_SA	-> 8.8A(lmax) - W
+V_AXG	-> 25A(TDC) - W
	<b>CLOCK GEN</b>
+3P3V	-> 125mA - W
	<b>PCH</b>
+1P05V_PCH	-> 5.831A - W
+1P05V_CPUIO	-> 0.043A - W
+1P8V_SFR	-> 0.16A - W
+3P3V	-> 0.267A - W
+3P3VSB	-> 0.107A - W
+1P05V_ME	-> 1.01A - W
+3P3V_ME	-> 0.02A - W
+3P3VA	-> 0.002A - W
+BATT	RTC(G3) -> 6uA - 0.0198mW
	<b>DDR2 DIMM (4) &amp; Termination</b>
+1P5V_DUAL	VDD (S0, S1, S3) ->7.5 A - 11.25W
+VTT_DDR(0.75V)	SM VTT (S0, S1) -> 1A - 0.75W


	<b>PCI Express x 1</b>
+12V	-> 5A - 60W
+3P3V	-> 3.0A - 9.9W
+3P3VSB	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW
	<b>PCI Express x 16</b>
+12V	-> 5.5A - 66W
+3P3V	-> 3.0A - 9.9W
+3P3VSB	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW
	<b>PCI SLOTS</b>
+12V	-> 0.5A - 6W
-12V	-> 0.1A - 1.2W
+5V	-> 5.0A - 25W
+3P3V	-> 7.6A - 25.08W
+3P3VSB	WAKE -> 0.375A - 1.24W No WAKE-> 20mA - 66mW
	<b>INTEL 82579</b>
+3P3V_LAN	-> mA - 720mW
	<b>83677</b>
+3P3V	-> 35mA - mW
	<b>ALC892</b>
+3P3V	-> mA - mW

	<b>FL1009 USB3.0</b>
+3P3V	-> mA - W
+1P05V_USB	-> mA - W
	<b>USB 14 PORTS</b>
+5V_DUAL_B/F	(S0, S1) -> 7A - 35W
	<b>DVI</b>
+5V	-> mA - mW
	-> mA - mW
	<b>FANS</b>
+12V	-> 1.2A - 14.4W
	<b>PS2 KB/MS</b>
+5V_DUAL	(S0, S1) -> 0.345A - 1.73W (S3) -> 2mA - 10mW
	<b>SPI</b>
+3P3V_ME	-> 30mA - 99mW





**vinatix**



SOCKET\_1155P

**http://vinafix.vn**

**PEGATRON DT-MB RESTRICTED SECRET**


**PEGATRON** Title : **DDR3\_A 1-6**


Pegatron Corp. Engineer: *Livy\_Zhu*


Size	Project Name	Rev
12	IRMSB-RE/CR	1.00


A3	IF MSB-BE/CK	1.00
Date: Friday, September 24, 2010	Sheet 9 of 83	







Date: Friday, September 21, 2018	Sheet: 5	of: 55
1		















PLTRST\_CPU#



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : PLTRST\_CPU#

Pegatron Corp. Engineer: Livy\_Zhu

Size A3	Project Name IPMSB-BE/CR	Rev 1.00
------------	-----------------------------	-------------

Date: Friday, September 24, 2010 Sheet 15 of 83



**<http://vinafix.vn>**









---



NOTE: Strapping Options Flash

GNT1#	SATA1GP /GPIO19	Boot Device
0	0	LPC
1	0	PCI
1	1	SPI

CK 33M PCIFB



8/17: change 18pF to 12pF

0901: Change PCH P/N directly to 0200-00J80IN (ES2 C.S 908095 B0 QMZF BGA942 )



NOTE:

SR40	SR41	Description
I	NI	iAMT
NI	I	non iAMT

NOBOM ST21 1 TP CL CLK1 IPU 32/ IPD 100 BA50  
NOBOM ST22 1 TP CL DATA1 IPU 32/ IPD 100 BF50  
NOBOM ST23 1 TP CL\_RST1# BF49

NOBOM ST38 1 TP SU1 PWM0 BN21 PWM0  
NOBOM ST39 1 TP SU1 PWM1 BT21 PWM1  
NOBOM ST25 1 TP SU1 PWM2 BM20 PWM2  
NOBOM ST44 1 TP SU1 PWM3 BN19 PWM3

GPI Core IPU 20K BT17 TACH0/GPIO17  
GPI Core IPU 20K BR19 TACH1/GPIO1  
GPI Core IPU 20K BA22 TACH2/GPIO6  
GPI Core IPU 20K BR16 TACH3/GPIO7  
GPI Core IPU 20K BU16 TACH4/GPIO68  
Native Core IPU 20K BM18 TACH5/GPIO69  
Native Core IPU 20K BN17 TACH6/GPIO70  
Native Core IPU 20K BP15 TACH7/GPIO71

SST IPD 10K BC43 SST

NI SC31 220PF/50V X7R 10% mx\_c0402

80 BIOS\_CONF1 >>> Board ID 0 GPI Core BA53 SCLOCK/GPIO22  
Board ID 1 GPI Core BE54 SLOAD/GPIO38  
Board ID 2 GPI Core BF55 SDATAOUT0/GPIO39  
GPI Core AW53 SDATAOUT1/GPIO48

Board ID

	GPI021	GPI048	GPI039	GPI038
BE	0	0	0	0
CR	0	0	0	1

SU1C

CLINK

CL\_CLK1  
CL\_DATA1  
CL\_RST1#

FAN

GPIO

CLKIN\_SATA\_N  
CLKIN\_SATA\_P

HOST

A20GATE  
INIT3\_3V#  
RCIN#  
SERIRQ  
THRMTRIP#  
PECI  
PMSYNCH

COUGARPOINT

AY20 NC\_1

SATA0RXN AB55 SATA\_RXN0 50  
SATA0TXN AE46 SATA\_RXP0 50  
SATA0TXP AE44 SATA\_TXP0 50  
SATA1RXN AA53 SATA\_RXN1 50  
SATA1RXP AA58 SATA\_RXP1 50  
SATA1TXN AG49 SATA\_TXN1 50  
SATA1TXP AG47 SATA\_TXP1 50  
SATA2RXN AL50  
SATA2RXP AL49  
SATA2TXN AL56  
SATA2TXP AL53  
SATA3RXN AN46  
SATA3RXP AN44  
SATA3TXN AN56  
SATA3TXP AM55  
SATA4RXN AN49  
SATA4RXP AN50  
SATA4TXN AT50  
SATA4TXP AT49  
SATA5RXN AT46  
SATA5RXP AT44  
SATA5TXN AV50  
SATA5TXP AV49

SATA0GP/GPIO21 BC54 GPI Core Board ID 3  
SATA1GP/GPIO19 AY52 GPI Core IPU 20K SATA1GP GPIO19  
SATA2GP/GPIO36 BB55 GPI Core IPD 20K SATA2GP GPIO36  
SATA3GP/GPIO37 BG53 GPI Core IPD 20K SATA3GP GPIO37  
SATA4GP/GPIO18 AU58 GPI Core FAB\_ID 0  
SATA5GP/GPIO49 BA56 GPI Core FAB\_ID 1

SATA0COMP AJ55  
SATA0COMPO AJ53  
SATA3COMP AE54  
SATA3COMPO AE52  
SATALED# BF57  
TP16 AE50  
SATA3RBIAS AC52

NOTE: trace length < 500 mils  
NOTE: trace length < 500 mils  
NOTE: trace length < 450 mils

SR70 750 1% mx\_r0402  
TP05V\_CPU10  
NI HR19 51 mx\_r0402  
NI SR74 1K mx\_r0402  
NI H8 51 0.1UF/16V X7R 10% mx\_c0402  
NI O2C23 0.1UF/16V mx\_c0402

BB57 BN56 IPU 20K INIT3\_3V#  
BG56 RCIN#  
AV52 SERIRQ  
E58 IPD 0.35K  
H48  
E55

+1P05V\_CPU10  
SR83 51  
mx\_r0402  
CATERR# GPI  
CATERR# BASE  
NI HC10 0.1UF/16V X7R 10% mx\_c0402  
12.79 CATERR# >>>  
PQ28 PMBS3904

+3P3V +3P3V +3P3V +3P3V  
IN SR60 10K mx\_r0402  
IN SR45 10K mx\_r0402  
IN SR48 10K mx\_r0402  
SR82 10K mx\_r0402  
SR88 10K mx\_r0402  
SR85 10K mx\_r0402  
SR68 10K mx\_r0402  
HD\_LED# 58

Fab.ID

	GPI049	GPI016
1.00	0	0
1.01	0	1

SIOD5 3  
BAT54AW NI  
mx\_r0402  
SR43  
TPM\_SERIRQ 55  
A20GATE 53  
RST\_KB# 53  
SERIRQ 53  
H\_THMTRIP# 12  
PECI\_PCH 12  
PM\_SYNC 12

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SATA/HOST/FAN 3-9

Pegatron Corp. Engineer: Livy\_Zhu

Size A3 Project Name IPMSB-BE/CR Rev 1.00

Date: Friday, September 24, 2010 Sheet 21 of 83



# SU1E

Y18  
Y17  
AB18  
AB17

TP6  
TP7  
TP8  
TP9


30 VGA\_DDCA\_CLK  
30 VGA\_DDCA\_DATA

AW3  
AW1

CRT\_HSYNC  
CART\_VSYNC  
CART\_RED  
CART\_GREEN  
CART\_BLUE


AR4  
AR2  
AN6  
AN2  
AM1

VGA\_HSYNC 30  
VGA\_VSYNC 30  
VGA\_RED 30  
VGA\_GREEN 30  
VGA\_BLUE 30



NOTE:  
Place RGB resistors close to PCH within 250mils

NOTE:  
DDP[B..D]\_HPD are 3.3V tolerant.




31 DDPB\_HPDI  
CRB 0.7 do not implement.

NOBOM ST72 1 TP\_PCH\_DDPBAUXP R8  
NOBOM ST73 1 TP\_PCH\_DDPBAUXN R9  
31 SDVO\_CTRL\_CLK AL15  
31 SDVO\_CTRL\_DATA AL17

DAC\_IREF  
CART\_IRTN

AT3  
AM6



DVI

DDPB\_0P  
DDPB\_0N  
DDPB\_1P  
DDPB\_1N  
DDPB\_2P  
DDPB\_2N  
DDPB\_3P  
DDPB\_3N

R14  
R12  
M11  
M12  
H8  
K8  
L5  
M3

DVI\_TMDSB\_DATA0 31  
DVI\_TMDSB\_DATA0# 31  
DVI\_TMDSB\_DATA1 31  
DVI\_TMDSB\_DATA1# 31  
DVI\_TMDSB\_DATA2 31  
DVI\_TMDSB\_DATA2# 31  
DVI\_TMDSB\_CLK 31  
DVI\_TMDSB\_CLK# 31

SDVO\_INTP  
SDVO\_INTN

U2 IPD 50  
T3 IPD 50

ST78 NOBOM  
ST79 NOBOM

SDVO\_STALLP  
SDVO\_STALLN

W3 IPD 50  
U5 IPD 50

SDVO\_TVCLKINP  
SDVO\_TVCLKINN

U8 IPD 50  
U9 IPD 50

NOBOM ST84 1 TP\_PCH\_DDPBAUXP U14  
NOBOM ST83 1 TP\_PCH\_DDPBAUXN U12  
NOBOM ST86 1 TP\_PCH\_DDPD\_CTRLCLK AL12  
NOBOM ST85 1 TP\_PCH\_DDPD\_CTRLDATA AL14

DDPC\_0P  
DDPC\_0N  
DDPC\_1P  
DDPC\_1N  
DDPC\_2P  
DDPC\_2N  
DDPC\_3P  
DDPC\_3N

L2  
J3  
G2  
G4  
E3  
E5  
E4  
E2

ST90 NOBOM  
ST93 NOBOM  
ST94 NOBOM  
ST102 NOBOM  
ST103 NOBOM  
ST104 NOBOM  
ST130 NOBOM  
ST139 NOBOM

NOBOM ST76 1 TP\_PCH\_DDPBAUXP N6  
NOBOM ST77 1 TP\_PCH\_DDPBAUXN R6  
NOBOM ST89 1 TP\_PCH\_DDPD\_CTRLCLK AL9  
NOBOM ST88 1 TP\_PCH\_DDPD\_CTRLDATA AL8

DDPD\_0P  
DDPD\_0N  
DDPD\_1P  
DDPD\_1N  
DDPD\_2P  
DDPD\_2N  
DDPD\_3P  
DDPD\_3N

D5  
B5  
C5  
D7  
B7  
C9  
E11  
B11

ST146 NOBOM  
ST147 NOBOM  
ST141 NOBOM  
ST140 NOBOM  
ST143 NOBOM  
ST142 NOBOM  
ST145 NOBOM  
ST144 NOBOM


COUGARPOINT









*vinafix*




<http://vinafix.vn>







COUGARPOINT




COUGARPOINT



NOTE:  
BOM option depend on thermal result






# PCH\_DPWROK



# SUS\_ACK#

NOTE:  
Check voltage level of SUS\_ACK# of PCH  
and decide resistor value of SR199.



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : PCH\_DPWROK & SUS\_ACK#

Pegatron Corp. Engineer: **Livy\_Zhu**


Size A3 Project Name **IPMSB-BE/CR** Rev 1.00


Date: Friday, September 24, 2010 Sheet 28 of 83

**<http://vinafix.vn>**

Install the VD1/VD2/VD3/VD4/VD5 diode to prevent from ESD issue



NOTE:





**vinafix**

# PCI EXPRESS X16 Graphics Card Slot



**TOP SIDE VIEW**

**BOTTOM SIDE VIEW**

**PEGATRON DT-MB RESTRICTED SECRET**

**PEGATRON** Title : PCI EXPRESS X16 SLOT

Pegatron Corp. Engineer: **Livy Zhu**

Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00

Date: Friday, September 24, 2010 Sheet 32 of 83

8/23 : change P/N to 12X313164U0N


<http://vinafix.vn>




[illegible]

--

**PCI Express x1 SLOT**



**PCI Express x1 SLOT**



**PEGATRON DT-MB RESTRICTED SECRET**


**PEGATRON** Title : PCI EXPRESS X1 SLOT

Pegatron Corp. **Engineer:** *Livy Zhu*

Size	Project Name	Rev
------	--------------	-----


A3	IPMSB-BE/CR	1.00
----	-------------	------

*vinafix*



0901: Change PCH P/N directly to 0200-00J40IN  
(ES2 C.S 908148 LEWISVILLE A-2 QMWM)

<http://vinafix.vn>



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : RJ45+USB2.0

PEGATRON CORP. Engineer: Livy\_Zhu

Size A3	Project Name IPMSB-BE/CR	Rev 1.00
------------	-----------------------------	-------------


Date: Friday, September 24, 2010 Sheet 36 of 83

vinafix




08/13: NI LPT header From Fab.B

8/18:  
change LPT header from 12X60202DB10 to 12X60202DIW0



<http://vinafix.vn>




# SERIAL PORT A

NOTE:  
Pull up "AUXDET" with a 10K ohm to "VDD33" when "PERSTB" is low during S3.  
If the "PERSTB" is high during S3, the "AUXDET" is PD to GND.



vinafix




100mA




vinafix

NOTE:  
0722-0066000 ESD PROTECTION SOT1059 NXP/IP4284CZ10-TB  
0722-003Y000 ESD PROTECTION TSLP-9-1 INFINEON/ESD5V3U4U-HDMI



<http://vinafix.vn>



If front Microphone is not support retasking function,  
1.ACE8/ACE9 can be changed to SMD 4.7uF(11X234475150)  
2.please change AR4/AR6 to 1K for better ESD immunity



vinafix

# INTERNAL SPEAKER HEADER

43 MONO\_OUT >>  
SPKR:  
From Audio CODEC

Note:(Layout)  
Please add some GND vias on thermal pad

22,43,79,80 SPKR >>  
SPKR:  
From PCH

MUTE#:  
Please select a GPO pin from SB or SIO  
43 EAPD >>  
NI 1 2 AR49  
mx\_r0402

Net \ Level	H Level	L Level
Mute# Default	Non-Mute	Mute
AZ_GPI00#	Non-Mute	Mute

The SSM22113 is a high performance audio amplifier that delivers 1 W rms of low distortion audio power into a bridgeconnected 8  $\Omega$  speaker load (or 1.5 W rms into 4  $\Omega$  load).


## Front Audio Header

AL87/AL89/AL91/AL93/AL95/AL97; Please use 09X131216000 instead of 0 ohm if you found have EMI issue

## Azalia Rear Audio Connector

**Note:**  
AR61& AR67& AR73 placed near to codec for avoid JD malfunction

**Note:**  
AR82 & AR74 placed near to codec for avoid JD malfunction







**Note(CD\_IN\_JD):**


If LINE1(PIN23/24) are used to be rear Line-in port, please change this connection to "SENSE\_A"(serial resistor : 10K)

If for HP CPC 6+3 configuration just keep "CD\_IN\_JD"

AL88/AL90/AL92/AL94/AL96/AL98; Please use 09X131216000 instead of 0 ohm if you found have EMI issue

## SPDIF OUT2 CONNECTOR





4ports: IT8892E(020I-001E000)  
2ports: IT8893E(020I-001F000)

**http://vinafix.vn**

<Version Name> **PECATRON DT-MB RESTRICTED SECRET**


**PEGATRON** Title : PCI-E to PCI Bridge

Pegatron Corp. Engineer: *Livy\_Zhu*


Size	Project Name	Rev
------	--------------	-----

A3	<b>IPMSB-BE/CR</b>	1.00
----	--------------------	------

FRONT USB HEADER Port 7 & 8




FRONT USB HEADER Port 5 & 6






*vinafix*

## FRONT USB HEADER Port 1 & 2



## FRONT USB HEADER Port 3 & 4



PEGATRON DT-MB RESTRICTED SECRET





**PEGATRON** Title : USB HEADER-2


Pegatron Corp. Engineer: *Livy\_Zhu*

Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00

Date: Friday, September 24, 2010 Sheet 49 of 83


<http://vinafix.vn>





Voltage divider over 2.048V or less than 0V  
Please check those divider res if you need to  
monitor the voltage with +5V or +12V

Please do not leave pin 103 VCORE\_REFIN floating.  
Otherwise, pin 63 PS0N# will be affected and the system cannot be booted.




<http://vinafix.vn>

**vinafix**

NOTE :  
PIN51/52/54/55 is OD PIN  
Please check if another side  
already Pull-up

# SM BUS

StandBy: To PCH, PCI-Ex16, PCI-Ex1, PCI, SIO  
Main Power: To SIO, DDR, VCORE\_CONTROLLER, HECETA, CPU\_XDP, PCH\_XDP



NOTE :  
PIN56/57/58/59 is OD PIN  
Please check if another side  
already Pull-up

LPC address selection (PIN 31)

RTSA#	CONFIG	PORT ADDR
0	0x002E	Default
1	0x004E	

BUSSEL function enable/disable (PIN32)

DTR1#	BUSSEL_EN	PIN.88~93
0	DISABLE	VIDO
1	ENABLE	BUSSEL IN/OUT

Fan initial speed selection(PIN 34)

TXD1	FANSET
0	50% Default
1	100%

PORT80_EN	FUNCTION
0	GPIO Print Port Program
1	PIN 38~45,47~55 function selection

PWROK signal deley selection (PIN 81)

PGD100	PWROK DELEY
0	0 ms
1	100 ms Default

EN_DACOUT	DAC OUTPUT
0	Disable Default
1	Enable

**PEGATRON DT-MB RESTRICTED SECRET**


**PEGATRON** Title : SIO W83677 2-2

Pegatron Corp. Engineer: Livy\_Zhu

Size A3	Project Name IPMSB-BE/CR	Rev 1.00
Date: Friday, September 24, 2010	Sheet 53 of 83	

<http://vinafix.vn>

# SM BUS Control










vinafix

# REAR FAN




# FRONT PANEL / LED CIRCUITRY

NOTE:  
PWRBTN# of PCH is internally pulled-up in PCH to 3.3 V standby through a weak pull-up 24Kohm.


Support dual LED  
S0: GREEN  
S3: YELLOW

P\_LED1 will be controlled under S3  
P\_LED2 will be controlled under S0,S1




*vinafix*

## SM BUS Control



## SPI BIOS ROM - 32 Mbit



<PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : SPI ROM


Pegatron Corp. Engineer: *Livy\_Zhu*

Size A3 Project Name **IPMSB-BE/CR** Rev 1.00


Date: Friday, September 24, 2010 Sheet 59 of 83

<http://vinafix.vn>

# ATX POWER\_24P SUPPLY CONNECTOR




BOTTOM SIDE VIEW




TOP SIDE VIEW

## PCB





# VRM POWER\_4P SUPPLY CONNECTOR



Nodes related to different power planes

Node	Goal Q'ty
+5V	5
+5VSB	5
+12V	5
-12V	5
+3V	5
+Vcore	10
GND	15
+12V_CPU	10



BOTTOM SIDE VIEW

PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : ATX 24P CONN


Pegatron Corp. Engineer: Livy\_Zhu

Size A3 Project Name IPMSB-BE/CR Rev 1.00


Date: Friday, September 24, 2010 Sheet 60 of 83

# +3P3VA



Imax = 1.5A  
Pd = 2.55W



## +3P3VA => +3VSB



## +5VA => +5VSB



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : +3VA,+3VSB,+5VSB

Pegatron Corp. Engineer: *Livy\_Zhu*


Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00

Date: Friday, September 24, 2010 Sheet 61 of 83




**vinafix**

### +1P5V\_DUAL Enable



### +1P5V\_DUAL ==> +VTT\_DDR...(1A)

**DDR3 DIMM (4) 1333MHz**  
**V<sub>SM</sub><sub>SD</sub>: V<sub>ddq</sub> (15A)**  
**V<sub>SM</sub><sub>SS</sub>: V<sub>ddq</sub> (1.0A)**  
**V<sub>SM</sub><sub>VTT</sub><sub>SD</sub>: V<sub>ddq</sub>/2 (1.0A TDC)**



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : +VTT\_DDR&+1P5V\_DUAL\_EN

Pegatron Corp. Engineer: **Livy\_Zhu**

Size	Project Name	Rev
A3	IPMSB-BE/CR	1.00

Date: Friday, September 24, 2010 Sheet 63 of 83


<http://vinafix.vn>

**<http://vinafix.vn>**



**<http://vinafix.vn>**






PEGATRON DT-MB RESTRICTED SECRET  
<Variant Name>

<b>PEGATRON</b>		Title : <b>DUAL POWER</b>	
Pegatron Corp.		Engineer: <b>Livy_Zhu</b>	
Size <b>A3</b>	Project Name <b>IPMSB-BE/CR</b>		Rev <b>1.00</b>
Date: <b>Friday, September 24, 2010</b>		Sheet <b>67</b> of <b>83</b>	


**<http://vinafix.vn>**

8 / 25  
NOBOM ST169 1




NOTE:  
PGOOD is allowed to transition high until  
soft start finished over and the output voltage reaches  
87.5% of its set voltage.



## VRM\_EN




vinafix




+3P3V\_LAN

8/26:delete +3P3V\_ME



<http://vinafix.vn>




vinafix




8/17: change to 22UF 11X234226160










vinatix






## Output CAP

### Table 30-2. Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	4	7mΩ	1.4nH	Output	North of processor - as close to RM keep-out as possible	1
22µF 0805 X5R	18	5mΩ	0.55nH	Output	14 - Inside processor socket cavity 4- North of processor - as close to RM keep-out as possible	1, 2 3
Aluminum Electrolytic 390µF	4	51mΩ	6.1nH	Input		1
4.7µF X5R	9	7mΩ	0.6nH	Input		1

PL-CAP \*4 +2(NI)  
MLCC \*18 +3(NI)






## Output CAP


Table 30-4. VCCAXG Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560μF	4	7mΩ	1.4nH	Output	East of processor - as close to RM keep-out as possible	1
22μF 0805 X5R	6	5mΩ	0.55nH	Output	4 - inside processor socket cavity 2(empty) - Bottom of board, near socket	1, 2 3
4.7μF X5R	3	7mΩ	0.6nH	Input		1

**PL-CAP \*4**  
**MLCC \*6**



### Back PS/2 with dual USB connector



**<Veron Name> DECATRON DT-MB RESTRICTED SECRET**

**PEGATRON** Title : PS2+USB CONN


Pegatron Corp. Engineer: *Livy\_Zhu*

Size	Project Name	Rev
------	--------------	-----

A3	<b>IPMSB-BE/CR</b>	1.00
----	--------------------	------


Date: Friday, September 24, 2010 Sheet 77 of 83

**<http://vinafix.vn>**



vinafix


## External RTC Circuitry




Battery Socket

## SPEAKER


$$I = 5 / (100 + 40) = 35.7 \text{mA}$$




## Standby LED




## IERR# : RED




NOBOM  
H1  
SCREW\_HOLE\_160\_HP




NOBOM  
H7  
SCREW\_HOLE\_160\_HP




NOBOM  
H3  
SCREW\_HOLE\_160\_HP




NOBOM  
H8  
SCREW\_HOLE\_160\_HP



NOBOM  
H4  
SCREW\_HOLE\_160\_HP



NOBOM  
H5  
SCREW\_HOLE\_160\_HP



ONLY FOR INTEL SCREW HOLE

LB1  
1.375X0.25  
WHITE  
1D375X0D25\_WHITE

LB2  
1.0X0.187  
WHITE  
1D0X0D187\_WHITE

Product code : 1510-06DE0IN

LB4  
1.0X0.187  
WHITE  
1D0X0D187\_WHITE  
Product code : 1510-06DE0IN

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : RTC/CMOS/SPKR


Pegatron Corp. Engineer: Livy\_Zhu

Size A3	Project Name IPMSB-BE/CR	Rev 1.00
Date Friday, September 24, 2010	Sheet 79	of 83


<http://vinafix.vn>

AA# : 1510-03M00IN (S : 1510-03MROIN )

## BIOS CONFIGURATION



## LPC DEBUG PORT



PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : BIOS and LPC header

Pegatron Corp. Engineer: **Livy\_Zhu**

Size	Project Name	Rev
A3	<b>IPMSB-BE/CR</b>	1.00

Date: Friday, September 24, 2010 Sheet 80 of 83






**TOP SIDE VIEW**

**HRS/DF9C-31S-1V(22)  
PCB FOOTPRINT**

**BOTTOM SIDE VIEW**


NI  
XDP1



**PEGATRON** Title : CPU XDP DEBUG

Date: Friday, September 24, 2010 Sheet 82 of 83


**<http://vinafix.vn>**



TOP SIDE VIEW




HRS/DF9C-31S-1V(22)  
PCB FOOTPRINT



BOTTOM SIDE VIEW

## INTEL PCH XDP DEBUG PORT



NOTE:  
Place strap resistors of TDO near to XDP connector,  
and TDI and TMS near to CPU.

NOTE:  
Place SR214 near to source in order to avoid stub.

<Variant Name> **PECATRON DT-MB RESTRICTED SECRET**

**PEGATRON** Title : PCH XDP DEBUG

Pegatron Corp.		Engineer: <i>Livy_Zhu</i>	
Size <b>A3</b>	Project Name <b>IPMSB-BE/CR</b>	Rev <b>1.00</b>	
Date: <b>Friday, September 24, 2010</b>		Sheet <b>83</b> of <b>83</b>	

**<http://vinafix.vn>**